Exhibit A

BEST AVAILABLE COPY

Planar gap prefit process for read he.



Disclosure SJO8-1999-0008

Created By: Douglas Werner

Created On: 01/18/99 10:34:33 AM Last Modified By: Alma Silva Last Modified On: 01/18/99 02:46:41 PM

*** IBM Confidential ***

Required fields are marked with the asterisk (*) and must be filled in to complete the form .

Summary

Status	Under Evaluation
Processing Location	3,50
Functional Area	Wafer/Read Head - Scranton
Attorney/Patent Professional	Palk Şaber/San Jose/IBM
IDT Team	Kathy A Diaz/San Jose/IBM; Joseph Smyth/Sen Jose/IBM; Prakash Kaalral/Almeden/IBM; Palk Saber/San Jose/IBM
Submitted Date	01/1B/99 02:19:38 PM
Owning Division	SSD
PVT Score	To calculate a PVT score, use the 'Calculate PVT' button.

Inventors with Lotus Notes ID's

Inventors: Douglas Wemer/San Jose/IBM

Inventer Name	inventor		Manager	
> denotes primary contact	Sorial	Div/Dept	Serial	Manager Name
Volume to the owner of the second	747370	23000	retinives.	
	Automore Article	Secretaristics of the	A 44-74-51 (1974)	

inventors without Lotus Notes ID's

IDT Selection

Main Idea

Tile of discourse (n English)

Planar gap prefill process for read heads

Sides of disclosure

 Describe your invention, stating the problem solved (if appropriate), and indicating the advantages of using the invention.

The invention creates a planar surface with multiple insulator (first read gap) thicknesses. The thick gap areas provide better electrical insulation (read head - first shield), while the thin gap areas are required in the read sensor region to permit large bit densities. Such tailoring of insulator thicknesses is prior art, but it produces a physical step (nonplananty) in the first gap, over which the read head sensor is deposited and photolithographically defined (Figure 1). This step can cause two problems in the subsequent photolithography: (1) reflective notching caused by light scattering from the step, and (2) nonuniform photoresist coverage over the steps which compromises control of critical printed dimensions (CD's) due to the "swing curve" effect (where CD's vary with photoresist thickness due to constructive & destructive Interference of reflected light within the photoresist film). The invention solves both problems by creating a planar surface on which the read head sensor is deposited and photolithographically defined (Figure 2). The figures are in the following attachment:



Page 1

Printed on 01/18/99 at 03:52:08 PM

Planar gap prefil process for read hear-

BEST AVAILABLE COPY

2. How does the invention solve the problem or achieve an advantage, (a description of "the invention", including figures inline as appropriate)?

In prior art read head processing, the first read (sensor) gap is deposited over a prior patterned (extra-insulation) gap, leaving behind the problematic step near the sensor. These processes are typically done after planarizing the first shield (S1) and preceding steps w/ chemical-mechanical polishing (CMP). In the invention, the extra-insulation gap process creates a nearly planar surface by patterning with an established bilayer photoresist stencil process, then removing a some S1 material by ion milling to a predefermined depth, then refilling with gap insulator material of a thickness slightly less than the milled depth (Figure 3), then lifting off the stencil over the sensor region (the areas where the read head leads will be placed enjoy the benefit of the extra insulating gap material). The CMP step is deferred until after the patterning just described, and serves to remove any residual nonplanarity around the sensor region of the read head. Then, as in the prior art, the (sensor) gap and sensor materials are deposited and patterned to define the read head.

3. If the same advantage or problem has been identified by others (inside/outside IBM), how have those others solved it and does your solution differ and why is it better?

CD variation caused by device topography is a problem commonly encountered in microelectronics fabrication, and it is typically controlled by either (1)addition of antireflective layers, or (2)planarization. In the existing IBM read head build process, the planarization approach is preferred since it involves only an additional ion milling step, while anti reflective layers are only partially effective and introduce complications associated with their removal. While planarization has been used to address the present problem, I am not aware of prior art which uses the same process sequence to arrive at the structure described.

4. If the invention is implemented in a product or prototype, include technical details, purpose, disclosure details to others and the date of that implementation. TBD. No implementation yet.

*Critical Questions (Questions 1 - 7 must be answered)

Disease and a	$\overline{V}_{i} = \overline{V}_{i}$		e de la companya de		
On what class was the re-		-11 (H. 100 P. 100 P.	e former the con	A A STATE OF THE STATE OF	Y Service
Workable means Le. Who		verir design will	salve the ombie	ni .	
(Inches) Caracas and Caracas a	(5,6 433				
(/51/03/Pit/92)					
g here any planned or a	en al mante alon	nede section	was pyenkini	anvoire district	342 9 84
Fyes, Education rame or					
EXAMPLE CONTRACTOR OF THE PROPERTY OF THE PROP					
Publication Parety		77			
Are yell away or arrivation					
Me von ewaler and and		10.41			
	747				
typs, Effer the name of	HEST PLUM ENDING	Marca a status			
Fubication/Palent					
Tale Published of Shoots					
ConstionS					WEST DESCRIPTIONS
Has the subject mater of					
internal your renal actuals	Tarrem Kan G	SHESSERVER			
is a sale, use in malurac		Notice the property of	Indapation in		

